Loading ...
Loading ...
Loading ...
Serial Bus Analysis
R&S
®
RTB2000
184User Manual 1333.1611.02 ─ 03
I2C trigger settings
Figure 12-11: Trigger setup dialog to trigger on a combination of address and data
A5 =
Hex value of the 1
st
byte, with the binary value 10100101
5$ =
Hex value of the 2
nd
byte, where the 1
st
nibble has the binary value 0101 and the 2
nd
nibble is
represented by the "$" character, as it includes one "X" bit (don't care)
1 (blue) =
Selected bit in the 2
nd
byte, where the blue color indicates that the keypad is active for this bit
XX (gray) =
The 3
rd
byte is not contained in the specified pattern
I2C Trigger.................................................................................................................. 184
Slave Address.............................................................................................................185
Symbolic ID.................................................................................................................185
Data condition............................................................................................................. 185
└
Byte Offset.................................................................................................... 185
└
Number of Bytes........................................................................................... 185
└
Data: Bin / Hex pattern..................................................................................185
I2C Trigger
Selects the trigger condition.
"Start"
Sets the trigger to the start of the message. The start condition is a
falling slope on SDA while SCL is high.
"Stop"
Sets the trigger to the end of the message. The stop condition is a ris-
ing slope on SDA while SCL is high.
"Restart"
Sets the trigger to a repeated start - when the start condition occurs
without previous stop condition. This can happen when a master
sends multiple messages without releasing the bus.
"~Acknowl-
edge"
Missing acknowledgement: the instrument triggers, if the slave does
not send the acknowledge bit. Acknowledging takes place after every
byte. If the transfer failed, at the moment of the acknowledge bit, the
SDA line is on high level during the high period of the clock pulse.
"Address and
Data"
Sets the trigger to a address or data pattern, or a combination of
both.
See
"Slave Address" on page 185 and "Data condition"
on page 185.
Remote command:
TRIGger:A:I2C:MODE on page 385
I²C (Option R&S RTB-K1)
Loading ...
Loading ...
Loading ...