Loading ...
Loading ...
Loading ...
SDS1000X-E&SDS1000X-U User Manual
102
WWW.SIGLENT.COM
If the data width is set to be greater than 8 bits (such as 16 bits), the clock idle time
between 8-bit data packets T2, and then set the timeout time to a value between
T1/2+T2 and T3.
Loading ...
Loading ...
Loading ...