Loading ...
Loading ...
Loading ...
SDG7000A User Manual
WWW.SIGLENT.COM 45 /
133
DDS
Ref Clock
Sampling Rate
Conversion
DAC
f
s
f
s
f
s
L Points
Lookup Table
f
s
' = f
out
*L
f
s
' = f
out
*L
FTW 1
FPGA
Figure 9.2 Principle block diagram of TrueArb Technology
Waveform Preview
Sample rate / Frequency parameter setting box
Amplitude parameter setting box
Mode parameter setting box
Data source selection
Interpolation mode parameter setting box
Sequence setting
Marker setting
Loading ...
Loading ...
Loading ...